By Topic

Impact Ionization and Freeze-Out Model for Simulation of Low Gate Bias Kink Effect in SOI-MOSFETs Operating at Liquid He Temperature

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Akturk, A. ; Dept. of Electr. & Comput. Eng., Univ. of Maryland, College Park, MD, USA ; Peckerar, M. ; Dornajafi, M. ; Goldsman, N.
more authors

A 0.4 mum p-channel silicon-on-insulator (SOI) metal-oxide-field-effect-transistor (MOSFET) is measured at 300 K and 4 K. Finite difference two dimensional numeric device simulations are performed at these temperatures to provide physical insight about the mechanisms that lead to the observed cryogenic effects at liquid Helium temperature. The MOSFET subthreshold slope is measured as 88 mv/dec at 300 K and is observed to have a drain bias dependence at 4 K ranging from 30 mv/dec at low source-to-drain (VSD) voltage (0.05 V) to 10 mv/dec at high VSD (3.3 V). A kink in the current is furthermore observed at low gate bias (1.35 V) and drain bias above 2 V. The numeric simulations indicate that incomplete ionization of dopants at cryogenic temperatures and impact ionization significantly affect the device behavior in the subthreshold region of operation at 4 K. Specifically, for a low source-to-gate (VSG) bias (VSG = 1.35 V, which is near subthreshold) the former affects the base current level, and the latter along with the incomplete ionization gives rise to a current kink for high drain biases (Vsd > V). The simulation techniques to handle the numerical challenges related to device modeling at 4 K are also presented.

Published in:

Simulation of Semiconductor Processes and Devices, 2009. SISPAD '09. International Conference on

Date of Conference:

9-11 Sept. 2009